


BEST AVAILABLE COPY


	Type	L #	Hits	Search Text	DBs
1	BRS	L1	14035	(scatter\$3 gather\$3) near10 (bit byte element item)	USPAT; US-PGPUB
2	BRS	L3	5584	(scatter\$3 gather\$3) near10 (bit byte element item)	EPO; JPO; DERWENT
3	BRS	L2	144	1 near20 mask\$3	USPAT; US-PGPUB
4	BRS	L4	44	3 near20 mask\$3	EPO; JPO; DERWENT; IBM TDB
5	BRS	L6	2739	(scatter\$3 gather\$3) near20 mask\$3	USPAT; US-PGPUB
6	BRS	L10	47646	(reorder\$3 order\$3 rearrang\$3 arang\$3) near10 (bit byte element item)	EPO; JPO; DERWENT; IBM TDB
7	BRS	L11	1026	(scatter\$3 gather\$3) near20 mask\$3	EPO; JPO; DERWENT; IBM TDB
8	BRS	L12	4	10 and 11	EPO; JPO; DERWENT; IBM TDB
9	BRS	L9	103	(reorder\$3 order\$3 rearrang\$3 arang\$3 scatter\$3 gather\$3).ab,ti. and 7	USPAT; US-PGPUB
10	BRS	L13	351267	(reorder\$3 order\$3 rearrang\$3 arrang\$3) near10 (bit byte element item)	USPAT; US-PGPUB
11	BRS	L14	170489	(reorder\$3 order\$3 rearrang\$3 arrang\$3) near10 (bit byte element item)	EPO; JPO; DERWENT; IBM TDB
12	BRS	L16	593	6 and 13	USPAT; US-PGPUB
13	BRS	L18	15	11 and 14	EPO; JPO; DERWENT; IBM TDB
14	BRS	L17	171	(reorder\$3 order\$3 rearrang\$3 arrang\$3 scatter\$3 gather\$3).ab,ti. and 16	USPAT; US-PGPUB
15	BRS	L19	139	17 not 2	USPAT; US-PGPUB
16	BRS	L20	5452	gather\$3 near10 (bit byte element item)	USPAT; US-PGPUB
17	BRS	L21	22	20 near50 mask\$3	USPAT; US-PGPUB
18	BRS	L22	301	permute\$4.ab,ti.	USPAT; US-PGPUB
19	BRS	L23	45	22 and mask\$3	USPAT; US-PGPUB
20	BRS	L26	55	permute\$4 near99 mask\$3 not 23	USPAT; US-PGPUB
21	BRS	L27	2	permute\$4 near99 mask\$3	EPO; JPO; DERWENT; IBM TDB

	Document ID	U	Title	Current OR
1	US 20030 17190 8 A1	<input type="checkbox"/>	Simulation and timing control for hardware accelerated simulation	703/16
2	US 20020 11660 2 A1	<input type="checkbox"/>	Partial bitwise permutations	712/223
3	US 20020 01658 1 A1	<input type="checkbox"/>	Absorbent article with improved surface fastening system	604/386
4	US 20010 01493 6 A1	<input type="checkbox"/>	Data processing device, system, and method using a table	711/221
5	US 66878 01 B1	<input type="checkbox"/>	Adaptive copy pending off mode	711/162
6	US 66313 69 B1	<input type="checkbox"/>	Method and system for incremental web crawling	707/4
7	US 65499 59 B1	<input type="checkbox"/>	Detecting modification to computer memory by a DMA device	710/22
8	US 63973 79 B1	<input type="checkbox"/>	Recording in a program execution profile references to a memory-mapped active device	717/140
9	US 63303 33 B1	<input type="checkbox"/>	Cryptographic system for wireless communications	380/207
10	US 58300 64 A	<input type="checkbox"/>	Apparatus and method for distinguishing events which collectively exceed chance expectations and thereby controlling an output	463/22
11	US 58183 37 A	<input type="checkbox"/>	Masked passive infrared intrusion detection device and method of operation therefore	340/567
12	US 57270 64 A	<input type="checkbox"/>	Cryptographic system for wireless communications	380/270
13	US 55984 10 A	<input type="checkbox"/>	Method and apparatus for accelerated packet processing	370/469
14	US 55348 93 A	<input type="checkbox"/>	Method and apparatus for using stylus-tablet input in a computer system	345/179
15	US 55176 60 A	<input type="checkbox"/>	Read-write buffer for gathering write requests and resolving read conflicts based on a generated byte mask code	711/117
16	US 54716 28 A	<input type="checkbox"/>	Multi-function permutation switch for rotating and manipulating an order of bits of an input data byte in either cyclic or non-cyclic mode	712/223
17	US 54634 76 A	<input type="checkbox"/>	Image processing system	358/426 .02
18	US 52821 51 A	<input type="checkbox"/>	Submicron diameter particle detection utilizing high density array	702/26
19	US 52242 14 A	<input type="checkbox"/>	Buffet for gathering write requests and resolving read conflicts by matching read and write requests	710/39
20	US 51702 63 A	<input type="checkbox"/>	Image processing system	358/3.2 9
21	US 51230 95 A	<input type="checkbox"/>	Integrated scalar and vector processors with vector addressing by the scalar processor	712/218



F I G. 43

	Docum ent ID	U	Title	Current OR
22	US 39725 98 A	<input type="checkbox"/>	Multifaceted mirror structure for infrared radiation detector	359/853



	Document ID	U	Title	Current OR
1	US 20040 05792 8 A1	<input type="checkbox"/>	Use of il-6r/il-6 chimera in huntington's disease	424/85.2
2	US 20040 02503 2 A1	<input type="checkbox"/>	Method and system for resistance to statiscal power analysis	713/189
3	US 20040 00884 1 A1	<input type="checkbox"/>	Method and apparatus for data permutation/division and recording medium with data permutation/division program recorded thereon	380/42
4	US 20030 19591 5 A1	<input type="checkbox"/>	Method and apparatus for data permutation/division and recording medium with data permutation/division program recorded thereon	708/650
5	US 20030 17225 4 A1	<input type="checkbox"/>	Instructions for manipulating vectored data	712/224
6	US 20020 18448 0 A1	<input type="checkbox"/>	Vectorized table lookup	712/300
7	US 20020 15950 1 A1	<input type="checkbox"/>	Data transmission and reception within a spread-spectrum communication system	375/130
8	US 20020 12612 4 A1	<input type="checkbox"/>	Planar byte memory organization with linear access	345/533
9	US 20020 11882 7 A1	<input type="checkbox"/>	Block cipher method	380/37
10	US 20020 10803 0 A1	<input type="checkbox"/>	Method and system for performing permutations using permutation instructions based on modified omega and flip stages	712/300
11	US 20020 07801 1 A1	<input type="checkbox"/>	Method and system for performing permutations with bit permutation instructions	707/1
12	US 20020 03122 0 A1	<input type="checkbox"/>	Method and system for performing permutations using permutation instructions based on butterfly networks	380/37
13	US 20020 01238 6 A1	<input type="checkbox"/>	Method and apparatus for the construction and transmission of binary quasi orthogonal vectors	375/146
14	US 20010 03869 3 A1	<input type="checkbox"/>	Block cipher method	380/37
15	US 20010 03101 0 A1	<input type="checkbox"/>	Method and apparatus for the reflection and transmission of quasi orthogonal vectors	375/242
16	US 67049 04 B1	<input type="checkbox"/>	Method and apparatus for permuting code sequences and initial context of code sequences for improved electrical verification	714/819
17	US 66403 27 B1	<input type="checkbox"/>	Fast BCH error detection and correction using generator polynomial permutation	714/785
18	US 66115 66 B2	<input type="checkbox"/>	Reflection and transmission of quasi orthogonal vectors	375/295




FIG. 45
(PRIOR ART)

	Docum ent ID	U	Title	Current OR
19	US 65781 50 B2	<input type="checkbox"/>	Block cipher method	713/200
20	US 65780 61 B1	<input type="checkbox"/>	Method and apparatus for data permutation/division and recording medium with data permutation/division program recorded thereon	708/520
21	US 64461 98 B1	<input type="checkbox"/>	Vectorized table lookup	712/300
22	US 63141 25 B1	<input type="checkbox"/>	Method and apparatus for the construction and transmission of binary quasi orthogonal vectors	375/130
23	US 62401 43 B1	<input type="checkbox"/>	Method and apparatus for the reflection and transmission of quasi orthogonal vectors	375/295
24	US 62333 37 B1	<input type="checkbox"/>	Methods and apparatus for enhanced security expansion of a secret key into a lookup table for improved security for wireless telephone messages	380/28
25	US 61991 62 B1	<input type="checkbox"/>	Block cipher method	713/168
26	US 61822 16 B1	<input type="checkbox"/>	Block cipher method	713/168
27	US 61576 11 A	<input type="checkbox"/>	Method and apparatus for transmission and construction of quasi orthogonal vectors	370/208
28	US 61251 82 A	<input type="checkbox"/>	Cryptographic engine using logic and base conversions	380/28
29	US 60917 60 A	<input type="checkbox"/>	Non-recursively generated orthogonal PN codes for variable rate CDMA	375/140
30	US 59563 51 A	<input type="checkbox"/>	Dual error correction code	714/757
31	US 58432 79 A	<input type="checkbox"/>	Cellulosic fibrous structures having at least three regions distinguished by intensive properties	162/109
32	US 58341 81 A	<input type="checkbox"/>	High throughput screening method for sequences or genetic alterations in nucleic acids	435/5
33	US 58042 81 A	<input type="checkbox"/>	Cellulosic fibrous structures having at least three regions distinguished by intensive properties	428/137
34	US 56195 76 A	<input type="checkbox"/>	Variable-key cryptography system	380/44
35	US 54251 03 A	<input type="checkbox"/>	Variable-key cryptography system	380/44
36	US 53352 80 A	<input type="checkbox"/>	Random sum cipher system and method	380/42
37	US 52777 61 A	<input type="checkbox"/>	Cellulosic fibrous structures having at least three regions distinguished by intensive properties	162/109
38	US 52726 71 A	<input type="checkbox"/>	Semiconductor memory device with redundancy structure and process of repairing same	365/200
39	US 49724 75 A	<input type="checkbox"/>	Authenticating pseudo-random code and apparatus	380/54
40	US 48826 83 A	<input type="checkbox"/>	Cellular addressing permutation bit map raster graphics architecture	345/568
41	US 47713 84 A	<input type="checkbox"/>	System and method for fragmentation mapping	382/129

BACKGROUND OF THE INVENTION

COMMUNICATION SYSTEM FOR DETECTING COMMUNICATION ERROR IN INFORMATION TRANSMISSION BETWEEN A PLURALITY OF UNITS AND A MAIN CONTROL UNIT

I

	Docum ent ID	U	Title	Current OR
42	US 45981 70 A	<input type="checkbox"/>	Secure microprocessor	713/190
43	US 45436 46 A	<input type="checkbox"/>	Chip topography for MOS Data Encryption Standard circuit	380/29
44	US 45244 27 A	<input type="checkbox"/>	Method for making comparisons between reference logical entities and logical entities proceeding from a file	707/6
45	US 44305 71 A	<input type="checkbox"/>	Method and apparatus for exposing multi-level registered patterns interchangeably between stations of a multi-station electron-beam array lithography (EBAL) system	250/492 .2

ably mounted by a user, the serial data signal lines may be detached.

Furthermore, in the case of a unit that can be detached

from cost.

69 communication device. This may increase the product-

be enhanced by providing a drive means in the master

drive assembly of the master communication device must

noise generated within the system. Furthermore, its

connection, causing malfunction to occur due to the

noise extended over a long distance because of parallel

item, the communication lines for the serial data signal

Therefore, in the above-described conventional sys-

tem, the communication device independently.

In a case where which are parallel-connected to the main

connection device and the individual sub-communication

make 1-to-N correspondence. Therefore, exchange of

in this serial communication between the master and slaves

executes information exchange.

In FIG. 45, a master 550 is a main communication

device 451 with reference to FIG. 45.

conventionally structured in the manner shown in FIG.

vidual units which scatter in the system, the system is

executing the main control of the system and the indi-

vidual communication between the central processing unit for

utilizing the serial communication for the exchange of

When the operation of a system is to be controlled

centrally affected or be affected by other units.

series connection, the unit to be controlled indepen-

is easily affected by noise of the like. In the case of a

unit referred to as a slave 452 of the group of units

control portion and the communication device (herein-

(3) Parallel connection between a communication

device increases the production cost of the system.

In order to avoid this disadvantage, a bandwidth may

be conducted in terms of software or hardware between

the CPU 301 and the transmission means 409 of be-

the number of bits in the transmission means 409

as shown in FIG. 40, data subsequent to 460 is not guar-

anteed. Therefore, in a case where the transmission

means 409 is not guaranteed. Also, in a case where the

number of bits in the transmission means 409 is not guar-

anteed.

That is, in a case where the transmission means 409

transmission may occur.

However, the above-described conventional tech-

nique has the following disadvantages.

10 In the case of the general bus architecture,

then a transmission of the data 456.

which the data is taken in the CPU 301 at a time other

33. There is no problem in the case shown in FIG. 33 and

read signal 451 at a time indicated by data 456 in FIG.

38. The latched data 456 is taken in the CPU 301 by the

write signal 452 at a time indicated by data 456 in FIG.

34. The line will be described below with reference to FIG.

extremal situations is required. Recording of extremally mon-

case shown in FIG. 36, data 457 from the reception

case in which data is transmitted to the CPU 301. In the

case in which data is transmitted to the CPU 301, monitoring of an

the above-described case. The same timing applies to the

other than a transmission of the data 455, as in the case of

Eromous transmission of the data does not occur when

means 409 at a time indicated by data 455 in FIG. 37,

FIG. 37, and that data may be read in the transmission

output from the CPU 301 may differ from that of the read-out signal 453

to the unit 407, the timing of the write signal 438 of the

case where data is transmitted through the CPU 301

and a read signal 416.

Unit control is thus performed through the commun-

cation lines 405 and 416.

Performance in AND operation on the decoded signal

the CPU 301 for mapping by a decoder 448 and then by

obtained by decoding an address signal 434 output from

301 form the reception register 415 by means of a signal

from register 415. The receive data is read by the CPU

and latches the data in batches 440 to 447 of the trans-

303 of the external unit 407, it outputs a write pulse 452

means 414 receives data from the transmission means

451 with reference to FIG. 36. Once the reception

Next, the reception register 415 will be described in

transmission operation independently.

So on. Thereafter, the transmission means 409 conduct

425, the data in a latch 418 is latched to a latch 426, and

register 408 to its latches corresponds to the bits of

the data, e.g., the data in a latch 417 is latched to a latch

425 from a control circuit 437. That is, the trans-

mission means 409 from a control circuit 437. Then the transmission

408 to the transmission register 408 will be described in

number of bits in the transmission means 409.

The transmission register 408 and the reception regis-

10 The transmission register 408 must be made to coincide with the total

operated independently. The number of bits for the

register 408 and the transmission register 408 is required

for the CPU 301 and the transmission register 408 is required

register 408. The transmission register 408 is assigned a

20 address signal 438 is created by decoding an address signal

on an address bus 434 by means of a decoder 435 and

latch 418 is created by decoding an address signal 433. The transmission

address signal 438 is created by decoding an address signal

408 and the transmission register 408 is required

register 408 must be made to coincide with the total

operated independently. The number of bits for the

register 408 and the transmission register 408 is required

for the CPU 301 and the transmission register 408 is required

register 408. The transmission register 408 is assigned a

25 address signal 438 is created by decoding an address signal

408 and the transmission register 408 is required

register 408 must be made to coincide with the total

operated independently. The number of bits for the

register 408 and the transmission register 408 is required

for the CPU 301 and the transmission register 408 is required

register 408. The transmission register 408 is assigned a

30 address signal 438 is created by decoding an address signal

408 and the transmission register 408 is required

register 408 must be made to coincide with the total

operated independently. The number of bits for the

register 408 and the transmission register 408 is required

for the CPU 301 and the transmission register 408 is required

register 408. The transmission register 408 is assigned a

35 address signal 438 is created by decoding an address signal

408 and the transmission register 408 is required

register 408 must be made to coincide with the total

operated independently. The number of bits for the

register 408 and the transmission register 408 is required

for the CPU 301 and the transmission register 408 is required

register 408. The transmission register 408 is assigned a

40 address signal 438 is created by decoding an address signal

408 and the transmission register 408 is required

register 408 must be made to coincide with the total

operated independently. The number of bits for the

register 408 and the transmission register 408 is required

for the CPU 301 and the transmission register 408 is required

register 408. The transmission register 408 is assigned a

45 address signal 438 is created by decoding an address signal

408 and the transmission register 408 is required

register 408 must be made to coincide with the total

operated independently. The number of bits for the

register 408 and the transmission register 408 is required

for the CPU 301 and the transmission register 408 is required

register 408. The transmission register 408 is assigned a

50 address signal 438 is created by decoding an address signal

408 and the transmission register 408 is required

register 408 must be made to coincide with the total

operated independently. The number of bits for the

register 408 and the transmission register 408 is required

for the CPU 301 and the transmission register 408 is required

register 408. The transmission register 408 is assigned a

55 address signal 438 is created by decoding an address signal

408 and the transmission register 408 is required

register 408 must be made to coincide with the total

operated independently. The number of bits for the

register 408 and the transmission register 408 is required

for the CPU 301 and the transmission register 408 is required

register 408. The transmission register 408 is assigned a

60 address signal 438 is created by decoding an address signal

408 and the transmission register 408 is required

register 408 must be made to coincide with the total

operated independently. The number of bits for the

register 408 and the transmission register 408 is required

for the CPU 301 and the transmission register 408 is required

register 408. The transmission register 408 is assigned a

65 address signal 438 is created by decoding an address signal

408 and the transmission register 408 is required

register 408 must be made to coincide with the total

operated independently. The number of bits for the

register 408 and the transmission register 408 is required

for the CPU 301 and the transmission register 408 is required

register 408. The transmission register 408 is assigned a

70 address signal 438 is created by decoding an address signal

408 and the transmission register 408 is required

register 408 must be made to coincide with the total

operated independently. The number of bits for the

register 408 and the transmission register 408 is required

for the CPU 301 and the transmission register 408 is required

register 408. The transmission register 408 is assigned a

75 address signal 438 is created by decoding an address signal

408 and the transmission register 408 is required

register 408 must be made to coincide with the total

operated independently. The number of bits for the

register 408 and the transmission register 408 is required

for the CPU 301 and the transmission register 408 is required

register 408. The transmission register 408 is assigned a

80 address signal 438 is created by decoding an address signal

408 and the transmission register 408 is required

register 408 must be made to coincide with the total

operated independently. The number of bits for the

register 408 and the transmission register 408 is required

for the CPU 301 and the transmission register 408 is required

register 408. The transmission register 408 is assigned a

85 address signal 438 is created by decoding an address signal

408 and the transmission register 408 is required

register 408 must be made to coincide with the total

operated independently. The number of bits for the

register 408 and the transmission register 408 is required

for the CPU 301 and the transmission register 408 is required

register 408. The transmission register 408 is assigned a

90 address signal 438 is created by decoding an address signal

408 and the transmission register 408 is required

register 408 must be made to coincide with the total

operated independently. The number of bits for the

register 408 and the transmission register 408 is required

for the CPU 301 and the transmission register 408 is required

register 408. The transmission register 408 is assigned a

95 address signal 438 is created by decoding an address signal

408 and the transmission register 408 is required

register 408 must be made to coincide with the total

operated independently. The number of bits for the

register 408 and the transmission register 408 is required

for the CPU 301 and the transmission register 408 is required

register 408. The transmission register 408 is assigned a

100 address signal 438 is created by decoding an address signal

408 and the transmission register 408 is required

register 408 must be made to coincide with the total

operated independently. The number of bits for the

register 408 and the transmission register 408 is required

for the CPU 301 and the transmission register 408 is required

register 408. The transmission register 408 is assigned a

105 address signal 438 is created by decoding an address signal

408 and the transmission register 408 is required

register 408 must be made to coincide with the total

operated independently. The number of bits for the

register 408 and the transmission register 408 is required

for the CPU 301 and the transmission register 408 is required

register 408. The transmission register 408 is assigned a

110 address signal 438 is created by decoding an address signal

408 and the transmission register 408 is required

register 408 must be made to coincide with the total

operated independently. The number of bits for the

register 408 and the transmission register 408 is required

for the CPU 301 and the transmission register 408 is required

register 408. The transmission register 408 is assigned a

115 address signal 438 is created by decoding an address signal

408 and the transmission register 408 is required

register 408 must be made to coincide with the total

operated independently. The number of bits for the

register 408 and the transmission register 408 is required

for the CPU 301 and the transmission register 408 is required

register 408. The transmission register 408 is assigned a

120 address signal 438 is created by decoding an address signal

408 and the transmission register

	Document ID	U	Title	Current OR
1	US 20040 05487 9 A1	<input type="checkbox"/>	Method and apparatus for parallel table lookup using SIMD instructions	712/221
2	US 20040 05487 8 A1	<input checked="" type="checkbox"/>	Method and apparatus for rearranging data between multiple registers	712/221
3	US 20040 05487 7 A1	<input checked="" type="checkbox"/>	Method and apparatus for shuffling data	712/221
4	US 20040 01801 8 A1	<input checked="" type="checkbox"/>	Optical code-division multiple access transmission system and method	398/77
5	US 20040 01194 8 A1	<input checked="" type="checkbox"/>	High accuracy miniature grating encoder readhead using fiber optic receiver channels	250/231 .13
6	US 20030 21067 4 A1	<input checked="" type="checkbox"/>	Method for scheduling packet data transmission	370/338
7	US 20030 10347 6 A1	<input checked="" type="checkbox"/>	Method for measuring confusion rate of a common packet channel in a CDMA communication system	370/329
8	US 20020 14158 9 A1	<input checked="" type="checkbox"/>	Cryptographic key processing and storage	380/277
9	US 20020 11660 2 A1	<input checked="" type="checkbox"/>	Partial bitwise permutations	712/223
10	US 20020 09191 6 A1	<input checked="" type="checkbox"/>	Embedded-DRAM-DSP architecture	712/228
11	US 20020 08784 5 A1	<input checked="" type="checkbox"/>	Embedded-DRAM-DSP architecture	712/228
12	US 20020 04042 9 A1	<input checked="" type="checkbox"/>	Embedded-DRAM-DSP architecture	712/228
13	US 20020 01392 6 A1	<input checked="" type="checkbox"/>	Apparatus and method for encoding and decoding TFCI in a mobile communication system	714/781
14	US 20010 05314 0 A1	<input checked="" type="checkbox"/>	Apparatus and method for assigning a common packet channel in a CDMA communication system	370/335
15	US 20010 04622 0 A1	<input checked="" type="checkbox"/>	Apparatus and method for assigning a common packet channel in a CDMA communication system	370/335
16	US 20010 02654 3 A1	<input checked="" type="checkbox"/>	Apparatus and method for assigning a common packet channel in a CDMA communication system	370/335
17	US 20010 01236 0 A1	<input checked="" type="checkbox"/>	Method of executing a cryptographic protocol between two electronic entities	380/29

	Document ID	U	Title	Current OR
18	US 67213 49 B1	<input checked="" type="checkbox"/>	Method and apparatus for reducing peak-to-average ratio in a CDMA communication system	375/130
19	US 67150 66 B1	<input checked="" type="checkbox"/>	System and method for arranging bits of a data word in accordance with a mask	712/300
20	US 67009 91 B1	<input checked="" type="checkbox"/>	Hidden digital watermarks in images	382/100
21	US 66747 39 B1	<input checked="" type="checkbox"/>	Device and method for assigning spreading code for reverse common channel message in CDMA communication system	370/342
22	US 66747 12 B1	<input checked="" type="checkbox"/>	Device and method for generating quaternary complex quasi-orthogonal code and spreading transmission signal using quasi-orthogonal code in CDMA communication system	370/208
23	US 66292 39 B1	<input checked="" type="checkbox"/>	System and method for unpacking and merging bits of a data word in accordance with bits of a mask word	712/300
24	US 65840 89 B1	<input checked="" type="checkbox"/>	Method for scheduling packet data transmission	370/338
25	US 65641 62 B1	<input checked="" type="checkbox"/>	Method and apparatus for improving electrical verification throughput via comparison of operating-point differentiated test results	702/120
26	US 65192 39 B1	<input checked="" type="checkbox"/>	Method and apparatus for providing dispatch service in a CDMA communication system	370/335
27	US 61887 67 B1	<input checked="" type="checkbox"/>	Method of providing group call services in a CDMA communications system	380/271
28	US 60944 26 A	<input checked="" type="checkbox"/>	Method for scheduling packet data transmission	370/331
29	US 60917 17 A	<input checked="" type="checkbox"/>	Method for scheduling packet data transmission	370/329
30	US 59957 15 A	<input checked="" type="checkbox"/>	Method and apparatus for reducing strip effect caused by printers	358/1.9
31	US 58729 65 A	<input checked="" type="checkbox"/>	System and method for performing multiway branches using a visual instruction set	712/236
32	US 57712 88 A	<input checked="" type="checkbox"/>	Multiple access coding for radio communications	380/270
33	US 57426 78 A	<input checked="" type="checkbox"/>	Multiple access coding for radio communications	380/270
34	US 57177 60 A	<input checked="" type="checkbox"/>	Message protection system and method	380/28
35	US 56529 00 A	<input checked="" type="checkbox"/>	Data processor having 2n bits width data bus for context switching function	718/100
36	US 56310 89 A	<input checked="" type="checkbox"/>	Preparation of glass/plastic laminates having improved optical quality	428/437
37	US 55600 36 A	<input checked="" type="checkbox"/>	Data processing having incircuit emulation function	712/227
38	US 55508 09 A	<input checked="" type="checkbox"/>	Multiple access coding using bent sequences for mobile radio communications	370/342
39	US 55028 27 A	<input checked="" type="checkbox"/>	Pipelined data processor for floating point and integer operation with exception handling	712/244
40	US 54817 34 A	<input checked="" type="checkbox"/>	Data processor having 2n bits width data bus for context switching function	712/225

	Docum ent ID	U	Title	Current OR
41	US 54407 57 A	<input checked="" type="checkbox"/>	Data processor having multistage store buffer for processing exceptions	712/228
42	US 53865 22 A	<input checked="" type="checkbox"/>	Dynamic physical address aliasing during program debugging	717/124
43	US 53533 52 A	<input checked="" type="checkbox"/>	Multiple access coding for radio communications	380/37
44	US 52147 01 A	<input checked="" type="checkbox"/>	Method of processing data by compression and permutation for microcircuit cards	380/29
45	US 51931 15 A	<input checked="" type="checkbox"/>	Pseudo-random choice cipher and method	380/46
46	US 51685 21 A	<input checked="" type="checkbox"/>	Method of executing an irregular permutation of data protected by encryption	380/29
47	US 51134 44 A	<input checked="" type="checkbox"/>	Random choice cipher system and method	380/47
48	US 50231 57 A	<input checked="" type="checkbox"/>	Method for the illumination of a color television mask tube screen, and device for implementation thereof	430/24
49	US 46565 80 A	<input checked="" type="checkbox"/>	Logic simulation machine	703/19
50	US 44358 38 A	<input checked="" type="checkbox"/>	Method and apparatus for tomographical imaging	382/312
51	US 43552 35 A	<input checked="" type="checkbox"/>	Devices for measuring parameters which can modify the charge of an electret	250/376
52	US 43062 86 A	<input checked="" type="checkbox"/>	Logic simulation machine	703/15
53	US 39368 06 A	<input checked="" type="checkbox"/>	Solid state associative processor organization	712/10
54	US 37053 57 A	<input checked="" type="checkbox"/>	MORPHIC EXCLUSIVE-OR CIRCUITS	326/52
55	US 35534 66 A	<input checked="" type="checkbox"/>	PLURALITY OF LONGITUDINALLY SCANNED FLUORESCENT LIGHT-CONDUCTIVE FIBERS DIFFERENTIALLY MASKED FOR BEAM POSITION DETECTION	250/227 .11

FIG. 44

FIG. 45

FIG. 46

FIG. 47

FIG. 48

FIG. 49

FIG. 50

FIG. 51

FIG. 52

FIG. 53

FIG. 54

FIG. 55

FIG. 56

FIG. 57

FIG. 58

FIG. 59

FIG. 60

FIG. 61

FIG. 62

FIG. 63

FIG. 64

FIG. 65

FIG. 66

FIG. 67

FIG. 68

FIG. 69

FIG. 70

FIG. 71

FIG. 72

FIG. 73

FIG. 74

FIG. 75

FIG. 76

FIG. 77

FIG. 78

FIG. 79

FIG. 80

FIG. 81

FIG. 82

FIG. 83

FIG. 84

FIG. 85

FIG. 86

FIG. 87

FIG. 88

FIG. 89

FIG. 90

FIG. 91

FIG. 92

FIG. 93

FIG. 94

FIG. 95

FIG. 96

FIG. 97

FIG. 98

FIG. 99

FIG. 100

FIG. 101

FIG. 102

FIG. 103

FIG. 104

FIG. 105

FIG. 106

FIG. 107

FIG. 108

FIG. 109

FIG. 110

FIG. 111

FIG. 112

FIG. 113

FIG. 114

FIG. 115

FIG. 116

FIG. 117

FIG. 118

FIG. 119

FIG. 120

FIG. 121

FIG. 122

FIG. 123

FIG. 124

FIG. 125

FIG. 126

FIG. 127

FIG. 128

FIG. 129

FIG. 130

FIG. 131

FIG. 132

FIG. 133

FIG. 134

FIG. 135

FIG. 136

FIG. 137

FIG. 138

FIG. 139

FIG. 140

FIG. 141

FIG. 142

FIG. 143

FIG. 144

FIG. 145

FIG. 146

FIG. 147

FIG. 148

FIG. 149

FIG. 150

FIG. 151

FIG. 152

FIG. 153

FIG. 154

FIG. 155

FIG. 156

FIG. 157

FIG. 158

FIG. 159

FIG. 160

FIG. 161

FIG. 162

FIG. 163

FIG. 164

FIG. 165

FIG. 166

FIG. 167

FIG. 168

FIG. 169

FIG. 170

FIG. 171

FIG. 172

FIG. 173

FIG. 174

FIG. 175

FIG. 176

FIG. 177

FIG. 178

FIG. 179

FIG. 180

FIG. 181

FIG. 182

FIG. 183

FIG. 184

FIG. 185

FIG. 186

FIG. 187

FIG. 188

FIG. 189

FIG. 190

FIG. 191

FIG. 192

FIG. 193

FIG. 194

FIG. 195

FIG. 196

FIG. 197

FIG. 198

FIG. 199

FIG. 200

FIG. 201

FIG. 202

FIG. 203

FIG. 204

FIG. 205

FIG. 206

FIG. 207

FIG. 208

FIG. 209

FIG. 210

FIG. 211

FIG. 212

FIG. 213

FIG. 214

FIG. 215

FIG. 216

FIG. 217

FIG. 218

FIG. 219

FIG. 220

FIG. 221

FIG. 222

FIG. 223

FIG. 224

FIG. 225

FIG. 226

FIG. 227

FIG. 228

FIG. 229

FIG. 230

FIG. 231

FIG. 232

FIG. 233

FIG. 234

FIG. 235

FIG. 236

FIG. 237

FIG. 238

FIG. 239

FIG. 240

FIG. 241

FIG. 242

FIG. 243

FIG. 244

FIG. 245

FIG. 246

FIG. 247

FIG. 248

FIG. 249

FIG. 250

FIG. 251

FIG. 252

FIG. 253

FIG. 254

FIG. 255

FIG. 256

FIG. 257

FIG. 258

FIG. 259

FIG. 260

FIG. 261

FIG. 262

FIG. 263

FIG. 264

FIG. 265

FIG. 266

FIG. 267

FIG. 268

FIG. 269

FIG. 270

FIG. 271

FIG. 272

FIG. 273

FIG. 274

FIG. 275

FIG. 276

FIG. 277

FIG. 278

FIG. 279

FIG. 280

FIG. 281

FIG. 282

FIG. 283

FIG. 284

FIG. 285

FIG. 286

FIG. 287

FIG. 288

FIG. 289

FIG. 290

FIG. 291

FIG. 292

FIG. 293

FIG. 294

FIG. 295

FIG. 296

FIG. 297

FIG. 298

FIG. 299

FIG. 300

FIG. 301

FIG. 302

FIG. 303

FIG. 304

FIG. 305

FIG. 306

FIG. 307

FIG. 308

FIG. 309

FIG. 310

FIG. 311

FIG. 312

FIG. 313

FIG. 314

FIG. 315

	L #	Hits	Search Text	DBs
1	L1	351267	(reorder\$3 order\$3 rearrang\$3 arrang\$3) near10 (bit byte element item)	USPAT; US-PGPUB
2	L5	2000	(swap\$4 centrifug\$3 shift\$3 exchang\$3) near10 (element item bit byte) near20 mask\$3	USPAT; US-PGPUB
3	L6	209	(reorder\$3 order\$3 rearrang\$3 arrang\$3).ab,ti. and 1 and 5	USPAT; US-PGPUB
4	L7	150	1 near99 5	USPAT; US-PGPUB
5	L8	164	6 not 7	USPAT; US-PGPUB

TOP NODE NO.

ATTRIBUTE INFORMATION

4	PTR 1	PTR 2	PTR 3	PTR 4
---	-------	-------	-------	-------

CHILD NODE N1

ATTRIBUTE
INFORMATION

0	-
---	---

CHILD NODE N2

ATTRIBUTE
INFORMATION

1	PTR 5
---	-------

CHILD NODE N3

ATTRIBUTE
INFORMATION

0	-
---	---

CHILD NODE N4

ATTRIBUTE
INFORMATION

0	-
---	---


CHILD NODE N5

ATTRIBUTE
INFORMATION

0	-
---	---

FIG. 80

	L #	Hits	Search Text	DBs
1	L1	351267	(reorder\$3 order\$3 rearrang\$3 arrang\$3) near10 (bit byte element item)	USPAT; US-PGPUB
2	L5	2000	(swap\$4 centrifug\$3 shift\$3 exchang\$3) near10 (element item bit byte) near20 mask\$3	USPAT; US-PGPUB
3	L6	209	(reorder\$3 order\$3 rearrang\$3 arrang\$3).ab,ti. and 1 and 5	USPAT; US-PGPUB
4	L7	150	1 near99 5	USPAT; US-PGPUB
5	L8	164	6 not 7	USPAT; US-PGPUB
6	L9	170489	(reorder\$3 order\$3 rearrang\$3 arrang\$3) near10 (bit byte element item)	EPO; JPO; DERWENT; IBM_TDB
7	L10	442	(swap\$4 centrifug\$3 shift\$3 exchang\$3) near10 (element item bit byte) near20 mask\$3	EPO; JPO; DERWENT; IBM_TDB
8	L11	55	9 and 10	EPO; JPO; DERWENT; IBM_TDB



四
八

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- BLACK BORDERS**
- IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- FADED TEXT OR DRAWING**
- BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- SKEWED/SLANTED IMAGES**
- COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- GRAY SCALE DOCUMENTS**
- LINES OR MARKS ON ORIGINAL DOCUMENT**
- REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

THIS PAGE BLANK (USPTO)